



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/886,166	06/20/2001	Donald J. O' Riordan	CAD 334	5959
22862	7590 11/18/2004		EXAMI	INER
GLENN PATENT GROUP			PHAN, THAI Q .	
3475 EDISON WAY, SUITE L MENLO PARK, CA 94025		•	ART UNIT	PAPER NUMBER
	,		2128 DATE MAILED: 11/18/2004	3

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/886,166	O' RIORDAN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thai Q. Phan	2128				
The MAILING DATE of this communication	appears on the cover sheet w	vith the correspondence address				
Period for Reply		1011711101 77.014				
A SHORTENED STATUTORY PERIOD FOR RITHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory properties of the period for reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may an. a reply within the statutory minimum of the eriod will apply and will expire SIX (6) MO statute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on	06/20/2001.					
· - · · · - · · · · · · · · · · · · · ·	This action is non-final.					
3) Since this application is in condition for all	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice und	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) <u>1-26</u> is/are pending in the applica	ition.					
4a) Of the above claim(s) is/are with	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)⊠ Claim(s) <u>7-12 and 20-26</u> is/are allowed.	5)⊠ Claim(s) <u>7-12 and 20-26</u> is/are allowed.					
6)⊠ Claim(s) <u>1-6 and 13-19</u> is/are rejected.						
7) Claim(s) is/are objected to.)☐ Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>20 June 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the	e Examiner. Note the attache	ed Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority documents. 2. Certified copies of the priority documents. 	nents have been received.					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a	, ,,,	t received.				
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948 		Summary (PTO-413) (s)/Mail Date				
 Notice of Draisperson's Patent Drawing Review (PTO-946) Information Disclosure Statement(s) (PTO-1449 or PTO/SI Paper No(s)/Mail Date <u>02 (Nov. 04, 2002)</u>. 		Informal Patent Application (PTO-152)				

Art Unit: 2128

DETAILED ACTION

This Office Action is in response to patent application S/N 09/886,166, filed on June 20, 2001. Claims 1-26 are now pending in the Action.

Information Disclosure Statement

The information disclosure statement filed June 20, 2001 has been considered and placed in the application file.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sharrit, US patent no. 5,588,142 or Vlach, (US patent no. 4,985,860) or Kazmierski et al (US patent no. 6,110,217), in view of On et al, US patent no. 6,275,956 B1.

As per claim 1, Sharrit, Vlach, and Kazmierski disclose methods and simulators for simulating a circuit with feature limitations very similar to the claimed invention.

According to Sharrit, Vlach and Kazmierski, the method includes steps

Performing a regular iterative equation solution process (Sharrit, col. 3, lines 7-42, col. 5, lines 31-43, for example) or (Vlach, col. 4, lines 43-65, col. 6, line 47 to col. 7, line 14, for example) or Kazmierski (cols. 6-10),

Performing process iteration at an accepted timepoint (Sharrit, col. 6, lines 21-43, col. 8, lines 43-59, for example), and user interacting with the process simulation during

Art Unit: 2128

the iteration taking place (col. 5, line 30 to col. 6, line 44, col. 7, lines 3-55, col. 10, lines 33-50) or Vlach, col. 7, lines 1-22, col. 9, lines 9-27, for example, or Kazmierski (cols. 6-19). Sharrit, Vlach and Kazmierski do not expressly disclose the claimed limitation of a replay of the last iteration. Such claimed replay of the iteration is well-known in the art. In fact, On teaches means and step to perform a replay of iteration for independent process debugging and dynamically view or examine the debugging process (col. 4, lines 21-61, col. 5, lines 1-40).

This would motivate practitioner in the art at the time of the invention was made to combined the teaching of iteration process replay in On into Sharrit, Vlach or Kazmierski simulation in order to independently debug process error and dynamically examine process debugging.

As per claim 13, Sharrit, Vlach and Kazmierski disclose a computer readable medium for performing method steps and simulation function for simulating a circuit with feature limitations very similar to the claimed invention. According to Sharrit, Vlach and Kazmierski, the computer readable medium include means and functional steps:

Performing a regular iterative equation solution process (Sharrit, col. 3, lines 7-42, col. 5, lines 31-43, for example) or (Vlach, col. 4, lines 43-65, col. 6, line 47 to col. 7, line 14, for example) or Kazmierski (cols. 6-10),

Performing process iteration at an accepted timepoint (Sharrit, col. 6, lines 21-43, col. 8, lines 43-59, for example), and user interacting with the process simulation during the iteration taking place (col. 5, line 30 to col. 6, line 44, col. 7, lines 3-55, col. 10, lines 33-50) or Vlach, col. 7, lines 1-22, col. 9, lines 9-27, for example, or Kazmierski (cols. 6-

Art Unit: 2128

19). Sharrit, Vlach and Kazmierski do not expressly disclose the claimed limitation of a replay of the last iteration. Such claimed replay of the iteration is well-known in the art. In fact, On teaches means and step to perform a replay of iteration for independent process debugging and dynamically view or examine the debugging process (col. 4, lines 21-61, col. 5, lines 1-40).

This would motivate practitioner in the art at the time of the invention was made to combined the teaching of iteration process replay in On into Sharrit, Vlach or Kazmierski simulation in order to independently debug process error and dynamically examine process debugging.

3. Claims 2-6, and 14-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sharrit, US patent no. 5,588,142 or Kazmierski (US patent no. 6,110,217), in view of On et al, US patent no. 6,275,956 B1.

As per claim 2, Sharrit and Kazmierski disclose methods and simulators for simulating a circuit with feature limitations very similar to the claimed invention.

According to Sharrit or Kazmierski, the method includes steps

Performing a standard transient analysis algorithm including Newton-Raphson iteration (col. 6, lines 22-43, for example), (Kazmierski, cols. 6-7),

Performing a regular iterative equation solution process (col. 3, lines 7-42, col. 5, lines 31-43, for example), see Kazmierski also, cols. 6-10,

Performing process iteration at an accepted timepoint (col. 6, lines 21-43, col. 8, lines 43-59, for example), and user interacting with the process simulation during the iteration taking place (col. 5, line 30 to col. 6, line 44, col. 7, lines 3-55, col. 10, lines 33-

Art Unit: 2128

50). Sharrit and Kazmierski do not expressly disclose the claimed limitation of a replay of the last iteration. Such claimed replay of the iteration is well-known in the art. In fact, On teaches means and step to perform a replay of iteration for independent process debugging and dynamically view or examine the debugging process (col. 4, lines 21-61, col. 5, lines 1-40).

This would motivate practitioner in the art at the time of the invention was made to combined the teaching of iteration process replay in On into Sharrit or Kazmierski simulation above in order to independently debug process error and dynamically examine process debugging.

As per claim 3, Sharrit/Kazmierski disclose step: single stepping through the simulation for interactively debugging a behavioral model (cols. 6 and 10).

As per claim 4, the prior art of record discloses process debugging in timepoints as claimed.

As per claims 5-6, On teaches debug trigger for debugging event as claimed.

As per claim 14, Sharrit and Kazmierski disclose computer readable media for simulating a circuit with feature limitations very similar to the claimed invention.

According to Sharrit/Kazmierski, the simulation readable medium includes means and functional steps

Performing a standard transient analysis algorithm including Newton-Raphson iteration (col. 6, lines 22-43, for example), also see Kazmierski, cols. 6-7,

Performing a regular iterative equation solution process (col. 3, lines 7-42, col. 5, lines 31-43, for example), (Kazmierski, cols. 6-10),

Art Unit: 2128

Performing process iteration at an accepted timepoint (col. 6, lines 21-43, col. 8, lines 43-59, for example), and user interacting with the process simulation during the iteration taking place (col. 5, line 30 to col. 6, line 44, col. 7, lines 3-55, col. 10, lines 33-50) and Kazmierski, cols. 6-10 above. Sharrit and Kazmierski do not expressly disclose the claimed limitation of a replay of the last iteration. Such claimed replay of the iteration is well-known in the art. In fact, On teaches means and step to perform a replay of iteration for independent process debugging and dynamically view or examine the debugging process (col. 4, lines 21-61, col. 5, lines 1-40).

This would motivate practitioner in the art at the time of the invention was made to combined the teaching of iteration process replay in On into Sharrit/Kazmierski simulation medium in order to independently debug process error and dynamically examine process debugging by interactively replaying debug process for a specific timepoint as taught in On disclosure.

As per claim 15, Sharrit/Kazmierski discloses step of by single stepping through the simulation for interactively debugging a behavioral model (cols. 6 and 10).

As per claim 16, the prior art of record discloses process debugging in timepoints as claimed.

As per claims 17-18, On teaches debug trigger for debugging event as claimed.

As per claim 19, On teaches downloading software program over an internet from a website as claimed.

Art Unit: 2128

Allowable Subject Matter

1. Claims 7-12 and 20-26 are allowable. The following is an examiner's statement of reasons for allowance:

2. The claimed invention is directed to a method and system for debugging signal behavior models of circuit designs and simulation using Newton-Raphson iteration replay. The claimed simulator includes means and step for interactive replay model behavior verification, verifying model behaviors convergence using Newton-Raphson iteration to derive an acceptable timepoint for single stepping statement or sequential statement breakpoints as claimed.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

- 1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 1. US patent no. 6,266,630, issued to Garcia-Sabiro et al, on July 2001.
- 2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Q. Phan whose telephone number is 571-272-3783. The examiner can normally be reached on Monday-Friday.

Page 7

Art Unit: 2128

Page 8

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can be reached on 571-272-3780. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

3. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nov. 10, 2004

That Phan

Patent Examiner

Art Unit 2128